32-bit IEEE Std 754 Floating-point Divider

Design a 32-bit IEEE Std 754 floating-point divider and implement it on an Altera University Board using the FLEX-10 FPLD.  Include control signals so that it could be used by a microprocessor lacking that capability.  Characterize its speed.