IC220
Slide Set #8: Digital Logic Finale
(Appendix C)

“Real World” Example

• Buzzer Feature for a Car
• Should Buzz when
  1. the engine is on, the door is closed, and the seat belt is unbuckled
  2. the engine is on, the door is open
• What are our input(s)?

• What are our output(s)?

ADMIN

• READING
  – Appendix: Read C.7-C.10, and C.12.
    (skip the Verilog details).
• Course Paper description due by Mon Feb 25 for approval (email)
  – Current computer architectural topic/issue
  – 3-5 pages
  – Suggested topics on course calendar
    – A topic alone is NOT a description! (see online instructions)

• NO homework on this part of Appendix C – just in-class exercises
  – Will be related lab and project
Check Yourself

• Could you have filled in the truth table?
• Could you have filled in the K-Map?
• Can you use the K-Map to minimize the equation?
• Can you draw the circuit?

Bigger Units of Combinational Logic

• Gates useful but fairly low level
• Easier to construct circuits with higher-level building blocks instead:
  – Combinational Logic
    • Multiplexors (mux)
    • Decoders
  – (later) Sequential Logic
    • Registers
    • Arithmetic unit (ALU)

• What is this an example of?

Multiplexor – Example Usage

Multiplexor – 1-bit version

• Think of a mux as a selector
• S selects one input to be the output
• N-way mux has
  – # inputs:
  – # selector lines (S):
  – # outputs:
• Implementation?
Multiplexor – Wider version

EX: B-31 to B-32

- 32 bit wide, 2-way Mux:

- Pictures don’t always show the width (especially if 32 bits)

(5 pts) Exercise B-31

- A 8-way mux has _____ “inputs”, _____ selector bit(s), and _____ output(s)

(5 pts) Exercise B-32

- Draw an 8-input mux with inputs: A, B, C, D, E, F, G, H and output: OUT (Remember to draw the selector bits)
  (you don’t need to draw the internals, just the external view)

End of Combinational Logic
Combinational vs. Sequential Logic

- Combinational Logic – output depends only on.

- Sequential Logic – output depends on:
  - Previous inputs are stored in “state elements”
    - ________ determines when an element is updated
  - State elements will involve use of feedback in circuit
    - Not permitted in combinational circuits

Truth Tables → Next State Tables

- New kind of input:

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Q&lt;sub&gt;n&lt;/sub&gt;</th>
<th>Q&lt;sub&gt;n+1&lt;/sub&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Clocks and State Elements

- Clock Frequency is the ________ of ____________.
- When should updates occur to state elements?
  - Edge – change state when
  - Level – change state when

<table>
<thead>
<tr>
<th>Clock period</th>
<th>Falling edge</th>
</tr>
</thead>
</table>

D-Type Flip Flop

- State only changes
- Otherwise… remembers previous state
- Abstraction:

EX: B-41
State Diagrams

- State = Contents of memory

<table>
<thead>
<tr>
<th>NEXT STATE TABLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
</tr>
<tr>
<td>0 0</td>
</tr>
<tr>
<td>0 1</td>
</tr>
<tr>
<td>1 0</td>
</tr>
<tr>
<td>1 1</td>
</tr>
</tbody>
</table>

- Diagrams are a tool to represent ALL transitions from one state to another
  - What causes state changes?

- Example for D Flip-Flop:

```
Q=0
Q=1
```

Finite State Machines

- Can use state diagrams to express more complex sequential logic.

Example: Candy Machine

- Inputs: N (nickel received), D (dime received)
- Outputs: C (dispense candy), R (give refund)
- Should dispense candy after 15 cents deposited, + refund if overpaid. Then await next customer.

We'll use Moore machine – output depends only on

- What states do we need?
(5 pts) Exercise B-51

- Draw a state diagram for the following next state function:
- How would you describe what input ‘A’ is accomplishing?

<table>
<thead>
<tr>
<th>A</th>
<th>Q_0</th>
<th>Q_{out}</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

(10 pts) Exercise B-52

- John and Mary agree to play rock-paper-scissors to decide who has to pay for dinner. The overall winner will be whoever wins two rounds in a row.
- Assume you have 6 inputs:
  - JR, JP, JS (only one true depending on if John plays rock, paper, or scissors)
  - MR, MP, MS
- At each round,
  1. If John and Mary play the same (both scissors, etc.), then the game returns to the initial state.
  2. If either John or Mary has just won twice in a row, the next state should be a “Game over” state.
  3. Otherwise, the next state should reflect who won the most recent round

Your task:
1. How many different states do you need?
2. Draw the next state diagram for this game

Of course:
- Rock beats scissors
- Paper beats rock
- Scissors beats paper
Implementing Finite State Machines

- Squares =
- Circles =
- We don’t always show the clock for registers/memory diagrams, but will be implicit

Combining Combinational and Sequential Logic

- Finite State Machine was our first example of this
- Two general patterns:
  1. State Machine
  2. Pipeline
- In either case, have important timing concerns
  - Output of combinational logic block may oscillate before settling
  - Clock cycle time must be long enough so combo-logic settles before the sequential logic (state) reads the new value
  - State elements ensure that combo-logic inputs remain stable

FSM Example

Registers and Register Files

- Registers store data (bits) (i.e. have memory)
  - Each register =
- Register files contain:
  - Set of registers
  - Logic for read/write
- MIPS register file has how many registers?
- How does it store data?
- How does it know which register to access?
Memory

- Why so many types?

- Basic types:
  - RAM “random access memory” (read/write)
    - Main memory
    - Volatile
    - Types:
      - SRAM – async, sync, pipeline burst, cache;
      - DRAM – M, FPM, EDO, burst EDO, sync, DR, DDR
  - ROM (read only)
    - Small
    - Stores critical operating instruction (BOOT strap)
    - Non-volatile
    - Common in embedded system (toys, cameras, printers, etc)
    - Types: PROM, EPROM, EEPROM, flash memory

Appendix C Summary

- Truth tables and Gates
  - AND, OR, NOT, NOR, NAND, XOR
- Boolean Algebra
  - Distributive, DeMorgan’s, Inverse, Identity, etc
- Combinational Logic
  - Circuits – Design, reduction / minimization, K-maps
  - Multiplexor
- Sequential Logic
  - Flipflops
  - Clock & state diagrams
- Register files
- Memory
  - RAM vs ROM, SRAM vs. DRAM